

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STARES DEPARTMENT OF COMMERCE
Daited States Ratent and Trademark Office
Address SOMMISSIONER FOR PATENTS
P.O. Sox 1439
Alexa)dria, Virginia 22313-1450
www.usnot.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/675,432	09/30/2003		Allen Bruce Goodrich	1001.29	6197
53953	7590	12/06/2006		EXAM	INER
DAVIS LA		•	DARE, RYAN A		
6836 BEE CA SUITE 220	AVES RC	DAD	ART UNIT	PAPER NUMBER	
AUSTIN, T	X 78746		2186		

DATE MAILED: 12/06/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/675,432	GOODRICH, ALLEN BRUCE					
Office Action Summary	Examiner	Art Unit					
	Ryan Dare	2186					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REWHICHEVER IS LONGER, FROM THE MAILING  Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by some any reply received by the Office later than three months after the rearned patent term adjustment. See 37 CFR 1.704(b).	G DATE OF THIS COMMUN R 1.136(a). In no event, however, may a n. eriod will apply and will expire SIX (6) MO tatute, cause the application to become A	ICATION.  I reply be timely filed  NTHS from the mailing date of this communication.  ABANDONED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 2	<u> 26 November 2006</u> .						
	·						
· · · · · · · · · · · · · · · · · · ·	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice und	ier <i>⊑x paπe Quayle</i> , 1935 C.	D. 11, 453 U.G. 213.					
Disposition of Claims							
4) Claim(s) 1-20 is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.							
6) Claim(s) <u>1-20</u> is/are rejected.							
7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction a	nd/or election requirement						
oj Claim(s) are subject to restriction at	nazor election requirement.						
Application Papers							
9) The specification is objected to by the Exam							
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may not request that any objection to							
Replacement drawing sheet(s) including the control of the control							
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for for a) All b) Some * c) None of:	eign priority under 35 U.S.C.	§ 119(a)-(d) or (f).					
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the		n received in this National Stage					
application from the International Bu	•	at received					
* See the attached detailed Office action for a	a list of the certified copies no	or received.					
Attachment(s)	· —						
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)  Paper No(s)/Mail Date							
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date		f Informal Patent Application					

Art Unit: 2186

#### **DETAILED ACTION**

### Claim Objections

1. The objection to claim 4 is withdrawn due to the amendment to the claim made on 11/02/06,

## Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claims 1-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Flautner et al., US Patent Application Publication 2004/0210728.
- 4. With respect to claim 1, Flautner et al. teach a method of reducing power consumption in an N-way set-associative cache memory having Y sets, wherein N is a first integer, and wherein Y is a second integer, the method comprising:

during a first clock cycle k, in response to a first address, identifying a first associated set in the cache memory, comparing the first address to respective tag potions of N blocks in the first associated set, and outputting a signal in response thereto, wherein k is an integer, in par. 0103 and par. 0105, with reference to fig. 9,

Art Unit: 2186

where numeral 900 is the address, the index field 914 identifies the associated set in the cache memory, the address is compared to numeral 950 Tag RAM 930, and the output of MATCH unit 954 or indicates a match;

in response to the first signal indicating that one of the N blocks in the first associated set is a match with the first address, enabling a respective non-tag portion of the matching block in the first associated set, in par. 105;

during a second clock cycle k+1, in response to the first signal indicating that one of the N blocks in the first associated set is a match with the first address, reading the enabled non-tag portion of the matching block in the first associated set, in par. 0105;

during the second clock cycle k+1, in response to a second address, identifying a second associated set in the cache memory, comparing the second address to respective tag portions of N blocks in the second associated set, and outputting a second signal in response thereto, in par. 0103 and 0105;

in response to the second signal indicating that one of the N blocks in the second associated set is a match with the second address, enabling a respective non-tag portion of the matching block in the second associated set instead of the respective non-tag portion of the matching block in the first associated set, in par. 0105.

5. With respect to claim 2, Flautner et al. teach the method of claim 1, wherein reading the enabled non-tag portion of the matching block in the first associated set comprises: reading the enabled non-tag portion of the matching block in the first associated set, while respective non-tag portions of N-1 non-matching blocks in the first associated set are at least partly disabled, and while respective non-tag portions of Y-1

Art Unit: 2186

non-associated sets are at least partly disabled, in figure 10, where in response to a match in numeral 1020, data is read in numeral 1030 and the non-matching block is disabled in numeral 1060. Note, with reference to the specification, paragraphs 0106 and 0109, that this is the alternative embodiment where the tag portion is also disabled when not in use. In the primary embodiment, as with the present invention, where the tags are always awake and readable, numerals 1040 and 1050 of the process can be eliminated, and the unneeded lines can be set back into drowsy mode after reading the matching data.

- 6. With respect to claim 3, Flautner et al. teach the method of claim 1, wherein enabling the respective non-tag portion of the matching block in the first associated set comprises: applying power to the respective non-tag portion of the matching block in the associated set, in the abstract where it describes that when data is read, it is enabled by raising the voltage level to a readable state.
- 7. With respect to claim 4, Flautner et al. teach the method of claim 2, and comprising: removing power from respective non-tag portions of: the N-1 non-matching blocks in the first associated set, and the Y-1 non associated sets, in figure 10, numeral 1060, and further described by the abstract, wherein the drowsy mode refers to the unreadable lower voltage level.
- 8. With respect to claim 5, Flautner et al. teach the method of claim 4, wherein removing power from the respective non-tag portions comprises:

Art Unit: 2186

removing power from the respective non-tag portions, so that the respective non-tag portions are disabled from outputting information, and so that the respective non-tag portions continue to store the information, in the abstract.

- 9. With respect to claim 6, Flautner et al. teach the method of claim 1, wherein the cache memory is a program cache, in par. 0122, where it mentions an instruction cache, which is synonymous with program cache.
- 10. With respect to claim 7, Flautner et al. teach the method of claim 1, wherein the cache memory is a data cache, in par. 0122.
- 11. With respect to claim 8, Flautner et al. teach the method of claim 1, wherein comparing the first address to respective tag portions of N blocks in the first associated set comprises:

comparing a portion of the first address to the respective tag portions of the N blocks in the first associated set, in par. 0103.

12. With respect to claim 9, Flautner et al. teach the method of claim 1, wherein comparing the first address to respective tag portions of N blocks in the first associated set comprises:

comparing the first address to the respective tag portions of N blocks in the first associated set, while respective non-tag portions of the N blocks in the first associated set are at least partly disabled, and while respective non-tag portions of the Y-1 non-associated sets are at least partly disabled, in fig. 10, numerals 1030 and 1060.

13. With respect to claim 10, Flautner et al. teach the method of claim 1, and comprising:

Art Unit: 2186

during a third clock cycle k+2, in response to the second signal indicating that one of the N blocks in the second associated set is a match with the second address, reading the enabled non-tag portion of the matching block in the second associated set, in fig. 9, where the data is read from the bottom data ram. Also see figure 10 and the above rejection of claim 1,

14. With respect to claims 11-20, Applicant claims a system containing a first circuitry and second circuitry that is adapted to perform the method of claims 1-10 and is therefore rejected using similar logic.

### Response to Arguments

- 15. Applicant's arguments filed 11/02/06 have been fully considered but they are not persuasive.
- 16. In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., the process of disabling cache lines) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993). Applicant arguments pertain to the method Flautner uses to set the non-matching blocks in drowsy mode. However, independent claims 1 and 11 pertain only to the method of enabling matching blocks and do not discuss the method used to disable non-matching blocks. Therefore, Applicant is arguing features not contained in the independent claims.

Art Unit: 2186

### Conclusion

17. The prior art made of record on form PTO-892 and not relied upon is considered pertinent to applicant's disclosure. Applicant is required under 37 C.F.R. § 1.111(c) to consider these references fully when responding to this action. The documents cited therein teach similar memory power reduction systems.

18. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ryan Dare whose telephone number is (571)272-4069. The examiner can normally be reached on Mon-Fri 9:30-6.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (571)272-4182. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Ryan Dare

November 26, 2006

MATTHEW KINI
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100